A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Himanshu Thapliyal, Vishal Verma, Hamid R. Arabnia. A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs. In Hamid R. Arabnia, Mary Mehrnoosh Eshaghian-Wilner, editors, Proceedings of the 2006 International Conference on Computer Design & Conference on Computing in Nanotechnology, CDES 2006, Las Vegas, Nevada, USA, June 26-29, 2006. pages 36-38, CSREA Press, 2006.

This author has not been identified. Look up 'Himanshu Thapliyal' in GoogleThis author has not been identified. Look up 'Vishal Verma' in GoogleThis author has not been identified. Look up 'Hamid R. Arabnia' in Google

runs on WebDSL