A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization

Che-Wei Tien, Shen-Iuan Liu. A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization. IEEE Trans. on Circuits and Systems, 65-I(6):1830-1839, 2018. [doi]

Authors

Che-Wei Tien

This author has not been identified. Look up 'Che-Wei Tien' in Google

Shen-Iuan Liu

This author has not been identified. Look up 'Shen-Iuan Liu' in Google