A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization

Che-Wei Tien, Shen-Iuan Liu. A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization. IEEE Trans. on Circuits and Systems, 65-I(6):1830-1839, 2018. [doi]

Abstract

Abstract is missing.