Cache simulation for irregular memory traffic on multi-core CPUs: Case study on performance models for sparse matrix-vector multiplication

James D. Trotter, Johannes Langguth, Xing Cai. Cache simulation for irregular memory traffic on multi-core CPUs: Case study on performance models for sparse matrix-vector multiplication. J. Parallel Distrib. Comput., 144:189-205, 2020. [doi]

Abstract

Abstract is missing.