A Wide-Range All-Digital Delay-Locked Loop for DDR1-DDR5 Applications

Chih-Wei Tsai, Yu-Ting Chiu, Yo-Hao Tu, Kuo-Hsing Cheng. A Wide-Range All-Digital Delay-Locked Loop for DDR1-DDR5 Applications. IEEE Trans. VLSI Syst., 29(10):1720-1729, 2021. [doi]

Authors

Chih-Wei Tsai

This author has not been identified. Look up 'Chih-Wei Tsai' in Google

Yu-Ting Chiu

This author has not been identified. Look up 'Yu-Ting Chiu' in Google

Yo-Hao Tu

This author has not been identified. Look up 'Yo-Hao Tu' in Google

Kuo-Hsing Cheng

This author has not been identified. Look up 'Kuo-Hsing Cheng' in Google