Through-Silicon Via Planning in 3-D Floorplanning

Ming-Chao Tsai, Ting-Chi Wang, Ting Ting Hwang. Through-Silicon Via Planning in 3-D Floorplanning. IEEE Trans. VLSI Syst., 19(8):1448-1457, 2011. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.