A Testing Technique for ULSI Memory with On-Chip Voltage Down Converter - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Masaki Tsukude, Kazutami Arimoto, Hideto Hidaka, Yasuhiro Konishi, Masanori Hayashikishi, Katsunori Suma, Kazuyasu Fujishima. A Testing Technique for ULSI Memory with On-Chip Voltage Down Converter. In Proceedings IEEE International Test Conference 1992, Discover the New World of Test and Design, Baltimore, Maryland, USA, September 20-24, 1992. pages 615-622, IEEE Computer Society, 1992.

This author has not been identified. Look up 'Masaki Tsukude' in GoogleThis author has not been identified. Look up 'Kazutami Arimoto' in GoogleThis author has not been identified. Look up 'Hideto Hidaka' in GoogleThis author has not been identified. Look up 'Yasuhiro Konishi' in GoogleThis author has not been identified. Look up 'Masanori Hayashikishi' in GoogleThis author has not been identified. Look up 'Katsunori Suma' in GoogleThis author has not been identified. Look up 'Kazuyasu Fujishima' in Google

runs on WebDSL