Energy minimization for hybrid BIST in a system-on-chip test environment

Raimund Ubar, Tatjana Shchenova, Gert Jervan, Zebo Peng. Energy minimization for hybrid BIST in a system-on-chip test environment. In 10th European Test Symposium (ETS 2005), May 22-25, 2005, Tallinn, Estonia. pages 2-7, IEEE, 2005. [doi]

Authors

Raimund Ubar

This author has not been identified. Look up 'Raimund Ubar' in Google

Tatjana Shchenova

This author has not been identified. Look up 'Tatjana Shchenova' in Google

Gert Jervan

This author has not been identified. Look up 'Gert Jervan' in Google

Zebo Peng

This author has not been identified. Look up 'Zebo Peng' in Google