Reducing Power Dissipation, Delay, and Area in Logic Circuits by Narrowing Transistors

Stephen H. Unger. Reducing Power Dissipation, Delay, and Area in Logic Circuits by Narrowing Transistors. IEEE Design & Test of Computers, 20(6):18-24, 2003. [doi]

Abstract

Abstract is missing.