Two-dimensional IC layout compaction based on topological design rule checking

John Valainis, Sinan Kaptanoglu, Erwin Liu, Roberto Suaya. Two-dimensional IC layout compaction based on topological design rule checking. IEEE Trans. on CAD of Integrated Circuits and Systems, 9(3):260-275, 1990. [doi]

Abstract

Abstract is missing.