An hybrid eDRAM/SRAM macrocell to implement first-level data caches

Alejandro Valero, Julio Sahuquillo, Salvador Petit, Vicente Lorente, Ramon Canal, Pedro López, José Duato. An hybrid eDRAM/SRAM macrocell to implement first-level data caches. In David H. Albonesi, Margaret Martonosi, David I. August, José Martínez, editors, 42st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42 2009), December 12-16, 2009, New York, New York, USA. pages 213-221, ACM, 2009. [doi]

Abstract

Abstract is missing.