An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS

Sriram R. Vangal, Jason Howard, Gregory Ruhl, Saurabh Dighe, Howard Wilson, James Tschanz, David Finan, Priya Iyer, Arvind Singh, Tiju Jacob, Shailendra Jain, Sriram Venkataraman, Yatin Hoskote, Nitin Borkar. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. In 2007 IEEE International Solid-State Circuits Conference, ISSCC 2007, Digest of Technical Papers, San Francisco, CA, USA, February 11-15, 2007. pages 98-589, IEEE, 2007. [doi]

Authors

Sriram R. Vangal

This author has not been identified. Look up 'Sriram R. Vangal' in Google

Jason Howard

This author has not been identified. Look up 'Jason Howard' in Google

Gregory Ruhl

This author has not been identified. Look up 'Gregory Ruhl' in Google

Saurabh Dighe

This author has not been identified. Look up 'Saurabh Dighe' in Google

Howard Wilson

This author has not been identified. Look up 'Howard Wilson' in Google

James Tschanz

This author has not been identified. Look up 'James Tschanz' in Google

David Finan

This author has not been identified. Look up 'David Finan' in Google

Priya Iyer

This author has not been identified. Look up 'Priya Iyer' in Google

Arvind Singh

This author has not been identified. Look up 'Arvind Singh' in Google

Tiju Jacob

This author has not been identified. Look up 'Tiju Jacob' in Google

Shailendra Jain

This author has not been identified. Look up 'Shailendra Jain' in Google

Sriram Venkataraman

This author has not been identified. Look up 'Sriram Venkataraman' in Google

Yatin Hoskote

This author has not been identified. Look up 'Yatin Hoskote' in Google

Nitin Borkar

This author has not been identified. Look up 'Nitin Borkar' in Google