Shobha Vasudevan, Vinod Viswanath, Robert W. Sumners, Jacob A. Abraham. Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems. IEEE Transactions on Computers, 56(10):1401-1414, 2007. [doi]
No references recorded for this publication.
No citations of this publication recorded.