Analyses and design of bias circuits tolerating output voltages above BV/sub CEO/

Hugo Veenstra, G. A. M. Hurkx, Dave van Goor, Hans Brekelmans, John R. Long. Analyses and design of bias circuits tolerating output voltages above BV/sub CEO/. J. Solid-State Circuits, 40(10):2008-2018, 2005. [doi]

Authors

Hugo Veenstra

This author has not been identified. Look up 'Hugo Veenstra' in Google

G. A. M. Hurkx

This author has not been identified. Look up 'G. A. M. Hurkx' in Google

Dave van Goor

This author has not been identified. Look up 'Dave van Goor' in Google

Hans Brekelmans

This author has not been identified. Look up 'Hans Brekelmans' in Google

John R. Long

This author has not been identified. Look up 'John R. Long' in Google