A 2.6 mW 6 bit 2.2 GS/s Fully Dynamic Pipeline ADC in 40 nm Digital CMOS

Bob Verbruggen, Jan Craninckx, Maarten Kuijk, Piet Wambacq, Geert Van der Plas. A 2.6 mW 6 bit 2.2 GS/s Fully Dynamic Pipeline ADC in 40 nm Digital CMOS. J. Solid-State Circuits, 45(10):2080-2090, 2010. [doi]

Authors

Bob Verbruggen

This author has not been identified. Look up 'Bob Verbruggen' in Google

Jan Craninckx

This author has not been identified. Look up 'Jan Craninckx' in Google

Maarten Kuijk

This author has not been identified. Look up 'Maarten Kuijk' in Google

Piet Wambacq

This author has not been identified. Look up 'Piet Wambacq' in Google

Geert Van der Plas

This author has not been identified. Look up 'Geert Van der Plas' in Google