Efficient floating-point representation for balanced codes for FPGA devices

Julio Villalba, Javier Hormigo, Francisco Corbera, Mario A. González, Emilio L. Zapata. Efficient floating-point representation for balanced codes for FPGA devices. In 2013 IEEE 31st International Conference on Computer Design, ICCD 2013, Asheville, NC, USA, October 6-9, 2013. pages 272-277, IEEE, 2013. [doi]

Authors

Julio Villalba

This author has not been identified. Look up 'Julio Villalba' in Google

Javier Hormigo

This author has not been identified. Look up 'Javier Hormigo' in Google

Francisco Corbera

This author has not been identified. Look up 'Francisco Corbera' in Google

Mario A. González

This author has not been identified. Look up 'Mario A. González' in Google

Emilio L. Zapata

This author has not been identified. Look up 'Emilio L. Zapata' in Google