Efficient floating-point representation for balanced codes for FPGA devices

Julio Villalba, Javier Hormigo, Francisco Corbera, Mario A. González, Emilio L. Zapata. Efficient floating-point representation for balanced codes for FPGA devices. In 2013 IEEE 31st International Conference on Computer Design, ICCD 2013, Asheville, NC, USA, October 6-9, 2013. pages 272-277, IEEE, 2013. [doi]

Abstract

Abstract is missing.