Bipolar transistor epilayer design using the MAIDS mixed-level simulator

Leo C. N. de Vreede, Henk C. de Graaff, Joost A. Willemen, Wibo D. van Noort, Rik Jos, Lawrence E. Larson, Jan W. Slotboom, Joseph L. Tauritz. Bipolar transistor epilayer design using the MAIDS mixed-level simulator. J. Solid-State Circuits, 34(9):1331-1338, 1999. [doi]

Authors

Leo C. N. de Vreede

This author has not been identified. Look up 'Leo C. N. de Vreede' in Google

Henk C. de Graaff

This author has not been identified. Look up 'Henk C. de Graaff' in Google

Joost A. Willemen

This author has not been identified. Look up 'Joost A. Willemen' in Google

Wibo D. van Noort

This author has not been identified. Look up 'Wibo D. van Noort' in Google

Rik Jos

This author has not been identified. Look up 'Rik Jos' in Google

Lawrence E. Larson

This author has not been identified. Look up 'Lawrence E. Larson' in Google

Jan W. Slotboom

This author has not been identified. Look up 'Jan W. Slotboom' in Google

Joseph L. Tauritz

This author has not been identified. Look up 'Joseph L. Tauritz' in Google