A scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs

Seongmoon Wang, Srimat T. Chakradhar. A scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(8):1555-1564, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.