An at-speed self-testable technique for the high speed domino adder

Yu-Shun Wang, Min-Han Hsieh, Chia-Ming Liu, Chi-Wei Liu, James Chien-Mo Li, Charlie Chung-Ping Chen. An at-speed self-testable technique for the high speed domino adder. In Rakesh Patel, Tom Andre, Aurangzeb Khan, editors, 2011 IEEE Custom Integrated Circuits Conference, CICC 2011, San Jose, CA, USA, Sept. 19-21, 2011. pages 1-4, IEEE, 2011. [doi]

Authors

Yu-Shun Wang

This author has not been identified. Look up 'Yu-Shun Wang' in Google

Min-Han Hsieh

This author has not been identified. Look up 'Min-Han Hsieh' in Google

Chia-Ming Liu

This author has not been identified. Look up 'Chia-Ming Liu' in Google

Chi-Wei Liu

This author has not been identified. Look up 'Chi-Wei Liu' in Google

James Chien-Mo Li

This author has not been identified. Look up 'James Chien-Mo Li' in Google

Charlie Chung-Ping Chen

This author has not been identified. Look up 'Charlie Chung-Ping Chen' in Google