An Improved AVPG Algorithm for SoC Design Verification Using Port Order Fault Model - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chun-Yao Wang, Shing-Wu Tung, Jing-Yang Jou. An Improved AVPG Algorithm for SoC Design Verification Using Port Order Fault Model. In 10th Asian Test Symposium (ATS 2001), 19-21 November 2001, Kyoto, Japan. pages 431-436, IEEE Computer Society, 2001. [doi]

This author has not been identified. Look up 'Chun-Yao Wang' in GoogleThis author has not been identified. Look up 'Shing-Wu Tung' in GoogleThis author has not been identified. Look up 'Jing-Yang Jou' in Google

runs on WebDSL