Beyond Verilog: Evaluating Chisel versus High-level Synthesis with Tiny Designs - researchr publication

researchr

You are not signed in
Sign in
Sign up

Xiangdong Wei, Xinfei Guo. Beyond Verilog: Evaluating Chisel versus High-level Synthesis with Tiny Designs. In 23rd International Symposium on Quality Electronic Design, ISQED 2022, Santa Clara, CA, USA, April 6-7, 2022. pages 1, IEEE, 2022. [doi]

Abstract is missing.

runs on WebDSL