An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel

Xin Wei, Changhao Yan, Hai Zhou, Dian Zhou, Xuan Zeng 0001. An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel. In Design, Automation & Test in Europe Conference & Exhibition, DATE 2019, Florence, Italy, March 25-29, 2019. pages 1040-1045, IEEE, 2019. [doi]

Abstract

Abstract is missing.