Rule-based VLSI Verification System Constrained by Layout Parasitics

Jacques Wenin, Johan Verhasselt, Marc Van Camp, Jean Leonard, Pierre Guebels. Rule-based VLSI Verification System Constrained by Layout Parasitics. In DAC. pages 662-667, 1989. [doi]

Abstract

Abstract is missing.