A Built-in Test Circuit for Electrical Interconnect Testing of Open Defects in Assembled PCBs

Widianto, Masaki Hashizume, Shohei Suenaga, Hiroyuki Yotsuyanagi, Akira Ono, Shyue-Kung Lu, Zvi Roth. A Built-in Test Circuit for Electrical Interconnect Testing of Open Defects in Assembled PCBs. IEICE Transactions, 99-D(11):2723-2733, 2016. [doi]

Authors

Widianto

This author has not been identified. Look up 'Widianto' in Google

Masaki Hashizume

This author has not been identified. Look up 'Masaki Hashizume' in Google

Shohei Suenaga

This author has not been identified. Look up 'Shohei Suenaga' in Google

Hiroyuki Yotsuyanagi

This author has not been identified. Look up 'Hiroyuki Yotsuyanagi' in Google

Akira Ono

This author has not been identified. Look up 'Akira Ono' in Google

Shyue-Kung Lu

This author has not been identified. Look up 'Shyue-Kung Lu' in Google

Zvi Roth

This author has not been identified. Look up 'Zvi Roth' in Google