David Wilson, Aniruddha Shastri, Greg Stitt. A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance. Int. J. Reconfig. Comp., 2017, 2017. [doi]
No references recorded for this publication.
No citations of this publication recorded.