A 3D system prototype of an eDRAM cache stacked over processor-like logic using through-silicon vias - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Matt Wordeman, Joel Silberman, Gary Maier, Michael Scheuermann. A 3D system prototype of an eDRAM cache stacked over processor-like logic using through-silicon vias. In 2012 IEEE International Solid-State Circuits Conference, ISSCC 2012, San Francisco, CA, USA, February 19-23, 2012. pages 186-187, IEEE, 2012. [doi]

This author has not been identified. Look up 'Matt Wordeman' in GoogleThis author has not been identified. Look up 'Joel Silberman' in GoogleThis author has not been identified. Look up 'Gary Maier' in GoogleThis author has not been identified. Look up 'Michael Scheuermann' in Google

runs on WebDSL