MapReduce-based pattern classification for design space analysis

Yan-Shiun Wu, Hong-Yan Su, Yi-Hsiang Chang, Rasit Onur Topaloglu, Yih-Lang Li. MapReduce-based pattern classification for design space analysis. In 2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, April 16-19, 2018. pages 1-4, IEEE, 2018. [doi]

Authors

Yan-Shiun Wu

This author has not been identified. Look up 'Yan-Shiun Wu' in Google

Hong-Yan Su

This author has not been identified. Look up 'Hong-Yan Su' in Google

Yi-Hsiang Chang

This author has not been identified. Look up 'Yi-Hsiang Chang' in Google

Rasit Onur Topaloglu

This author has not been identified. Look up 'Rasit Onur Topaloglu' in Google

Yih-Lang Li

This author has not been identified. Look up 'Yih-Lang Li' in Google