Compact modeling and circuit-level simulation of silicon nanophotonic interconnects

Rui Wu, Yuyang Wang, Zeyu Zhang, Chong Zhang, Clint L. Schow, John E. Bowers, Kwang-Ting Cheng. Compact modeling and circuit-level simulation of silicon nanophotonic interconnects. In David Atienza, Giorgio Di Natale, editors, Design, Automation & Test in Europe Conference & Exhibition, DATE 2017, Lausanne, Switzerland, March 27-31, 2017. pages 602-605, IEEE, 2017. [doi]

Authors

Rui Wu

This author has not been identified. Look up 'Rui Wu' in Google

Yuyang Wang

This author has not been identified. Look up 'Yuyang Wang' in Google

Zeyu Zhang

This author has not been identified. Look up 'Zeyu Zhang' in Google

Chong Zhang

This author has not been identified. Look up 'Chong Zhang' in Google

Clint L. Schow

This author has not been identified. Look up 'Clint L. Schow' in Google

John E. Bowers

This author has not been identified. Look up 'John E. Bowers' in Google

Kwang-Ting Cheng

This author has not been identified. Look up 'Kwang-Ting Cheng' in Google