The following publications are possibly variants of this publication:
- FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interfaceMingyen Lee, Wenjun Tang, Bowen Xue, Juejian Wu, Mingyuan Ma, Yu Wang 0002, Yongpan Liu, Deliang Fan, Vijaykrishnan Narayanan, Huazhong Yang, Xueqing Li. islped 2020: 127-132 [doi]
- PPT: joint performance/power/thermal management of DRAM memory for multi-core systemsChung-Hsiang Lin, Chia-Lin Yang, Ku-Jei King. islped 2009: 93-98 [doi]
- FeFET-based Process-in-Memory Architecture for Low-Power DNN TrainingFarzaneh Zokaee, Bing Li, Fan Chen. NANOARCH 2021: 1-6 [doi]
- FeMIC: Multi-Operands in-Memory Computing Based on FeFETsRui Liu, Xiaoyu Zhang, Xiaoming Chen, Yinhe Han, Minghua Tang. aspdac 2022: 678-683 [doi]