The following publications are possibly variants of this publication:
- Dyn-Bitpool: A Two-sided Sparse CIM Accelerator Featuring a Balanced Workload Scheme and High CIM Macro UtilizationXujiang Xiang, Zhiheng Yue, Yuxuan Li, Liuxin Lv, Shaojun Wei, Yang Hu 0001, Shouyi Yin. dac 2024: [doi]
- A 65 nm 1.4-6.7 TOPS/W Adaptive-SNR Sparsity-Aware CIM Core with Load Balancing Support for DL workloadsMustafa Fayez Ali, Indranil Chakraborty, Sakshi Choudhary, Muya Chang, Dong Eun Kim, Arijit Raychowdhury, Kaushik Roy 0001. cicc 2023: 1-2 [doi]
- SPCIM: Sparsity-Balanced Practical CIM Accelerator With Optimized Spatial-Temporal Multi-Macro UtilizationYiqi Wang 0005, Fengbin Tu, Leibo Liu, Shaojun Wei, Yuan Xie 0001, Shouyi Yin. tcasI, 70(1):214-227, January 2023. [doi]