The following publications are possibly variants of this publication:
- Energy-aware loops mapping on multi-vdd CGRAs without performance degradationJiangyuan Gu, Shouyi Yin, Leibo Liu, Shaojun Wei. aspdac 2017: 312-317 [doi]
- Mapping Multi-Level Loop Nests onto CGRAs Using Polyhedral OptimizationsDajiang Liu, Shouyi Yin, Leibo Liu, Shaojun Wei. ieicet, 98-A(7):1419-1430, 2015. [doi]
- Joint affine transformation and loop pipelining for mapping nested loop on CGRAsShouyi Yin, Dajiang Liu, Leibo Liu, Shaojun Wei, Yike Guo. date 2015: 115-120 [doi]
- Trigger-Centric Loop Mapping on CGRAsShouyi Yin, Pengcheng Zhou, Leibo Liu, Shaojun Wei. tvlsi, 24(5):1998-2002, 2016. [doi]