Novel memristive logic architectures - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Xiaohan Yang, Adedotun Adeyemo, Anu Bala, Abusaleh M. Jabir. Novel memristive logic architectures. In 26th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2016, Bremen, Germany, September 21-23, 2016. pages 196-199, IEEE, 2016. [doi]

This author has not been identified. Look up 'Xiaohan Yang' in GoogleThis author has not been identified. Look up 'Adedotun Adeyemo' in GoogleThis author has not been identified. Look up 'Anu Bala' in GoogleThis author has not been identified. Look up 'Abusaleh M. Jabir' in Google

runs on WebDSL