- Efficient and Low Overhead Memristive Activation Circuit for Deep Learning Neural Networksjolpe, 15(2):214-223, 2019. [doi]
- The Missing Applications Found: Robust Design Techniques and Novel Uses of Memristorsiolts 2019: 159-164 [doi]
- Novel techniques for memristive multifunction logic designintegration, 65:219-230, 2019. [doi]

- A Galois field-based logic synthesis with testabilityiet-cdt, 4(4):263-273, 2010. [doi]

- Single error correctable bit parallel multipliers over GF(2:::m:::)iet-cdt, 3(3):281-288, 2009. [doi]

- GfXpress: A Technique for Synthesis and Optimization of GF(2:::m:::) Polynomialstcad, 27(4):698-711, 2008. [doi]
- Design Techniques for Bit-Parallel Galois Field Multipliers with On-Line Single Error Correction and Double Error Detectioniolts 2008: 16-21 [doi]
- Derivation of Reduced Test Vectors for Bit-Parallel Multipliers over GF(2^m)TC, 57(9):1289-1294, 2008. [doi]

- Logic minimization algorithms for three-level AND-OR-EXOR representationsPhD thesis, University of Oxford, UK, 2001. [doi]