The following publications are possibly variants of this publication:
- Three-Step Cyclic Vernier TDC Using a Pulse-Shrinking Inverter-Assisted Residue Quantizer for Low-Complexity Resolution EnhancementVan Nhan Nguyen, Xuan Thanh Pham, Jong-Wook Lee. tim, 70:1-12, 2021. [doi]
- A 4.7-ps Resolution Recirculating Cyclic Vernier TDC Using DWA-Based Mismatch Correction and a Register-Based Time AmplifierVan Nhan Nguyen, Jong-Wook Lee. tim, 72:1-13, 2023. [doi]
- Built-in jitter measurement circuit for PLL based on variable vernier delay lineZhikuang Cai, Haobo Xu, Shanwen Hu, Jun Yang. ieiceee, 14(3):20161116, 2017. [doi]
- High-resolution and wide-dynamic range time-to-digital converter with a multi-phase cyclic Vernier delay lineMino Kim, Woo-Yeol Shin, Gi-Moon Hong, Jihwan Park, Joo-Hyung Chae, Nan Xing, Jong-Kwan Woo, Suhwan Kim. esscirc 2013: 311-314 [doi]