The following publications are possibly variants of this publication:
- A PWM and PAM Signaling Hybrid Technology for Serial-Link TransceiversChing-Yuan Yang, Yu Lee. tim, 57(5):1058-1070, 2008. [doi]
- A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiverRamin Farjad-Rad, Chih-Kong Ken Yang, Mark A. Horowitz, Thomas H. Lee. jssc, 35(5):757-764, 2000. [doi]
- A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-/spl mu/m CMOSChih-Kong Ken Yang, Vladimir Stojanovic, Siamak Modjtahedi, Mark A. Horowitz, William F. Ellersick. jssc, 36(11):1684-1692, 2001. [doi]
- A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversamplingChih-Kong Ken Yang, Ramin Farjad-Rad, Mark A. Horowitz. jssc, 33(5):713-722, 1998. [doi]
- A 0.18 µm CMOS 3.125-Gb/s Digitally Controlled Adaptive Line Equalizer with Feed-Forward Swing Control for Backplane Serial LinkKi-Hyuk Lee, Jae-Wook Lee, Woo-Young Choi. ieicet, 89-C(10):1454-1459, 2006. [doi]