Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs

Lun Ye, Foong-Charn Chang, Peter Feldmann, Rakesh Chadha, Nagaraj Ns, Frank Cano. Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs. In 1999 Design, Automation and Test in Europe (DATE 99), 9-12 March 1999, Munich, Germany. pages 658-663, IEEE Computer Society, 1999. [doi]

Authors

Lun Ye

This author has not been identified. Look up 'Lun Ye' in Google

Foong-Charn Chang

This author has not been identified. Look up 'Foong-Charn Chang' in Google

Peter Feldmann

This author has not been identified. Look up 'Peter Feldmann' in Google

Rakesh Chadha

This author has not been identified. Look up 'Rakesh Chadha' in Google

Nagaraj Ns

This author has not been identified. Look up 'Nagaraj Ns' in Google

Frank Cano

This author has not been identified. Look up 'Frank Cano' in Google