A systematic approach to reducing semiconductor memory test time in mass production

Jen-Chieh Yeh, Shyr-Fen Kuo, Cheng-Wen Wu, Chih-Tsun Huang, Chao-Hsun Chen. A systematic approach to reducing semiconductor memory test time in mass production. In 13th IEEE International Workshop on Memory Technology, Design, and Testing (MTDT 2005), 3-5 August 2005, Taipei, Taiwan. pages 97-102, IEEE Computer Society, 2005. [doi]

Abstract

Abstract is missing.