The following publications are possibly variants of this publication:
- HD-CIM: Hybrid-Device Computing-In-Memory Structure Based on MRAM and SRAM to Reduce Weight Loading Energy of Neural NetworksHe Zhang, Junzhan Liu, Jinyu Bai, Sai Li, Lichuan Luo, Shaoqian Wei, Jianxin Wu, Wang Kang. tcasI, 69(11):4465-4474, 2022. [doi]
- Designing a High Performance SRAM-DRAM Hybrid Memory Architecture for Packet BuffersYongwoon Song, Dongkeon Choi, Hyuk-Jun Lee. ieicet, 102-C(12):849-852, 2019. [doi]
- HAIMA: A Hybrid SRAM and DRAM Accelerator-in-Memory Architecture for TransformerYan Ding, Chubo Liu, Mingxing Duan, Wanli Chang 0001, Keqin Li 0001, Kenli Li 0001. dac 2023: 1-6 [doi]
- ADDR: Architecture Design and Model Deployment Optimization for Hybrid SRAM-ROM Compute-in-MemoryTeng Wan, Yiming Chen, Zekai Chen, Yongpan Liu, Huazhong Yang, Xueqing Li 0002. glvlsi 2025: 22-28 [doi]