Verification of asynchronous logic circuit design using process algebra

Tomohiro Yoneda, Atsufumi Shibayama, Takashi Nanya. Verification of asynchronous logic circuit design using process algebra. Systems and Computers in Japan, 28(8-9):33-43, 1997. [doi]

Abstract

Abstract is missing.