A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR

Sang-Min Yoo, Tae-Hwan Oh, Jung-Woong Moon, Seung-Hoon Lee, Un-Ku Moon. A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR. In Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, CICC 2002, Orlando, FL, USA, May 12-15, 2002. pages 441-444, IEEE, 2002. [doi]

Authors

Sang-Min Yoo

This author has not been identified. Look up 'Sang-Min Yoo' in Google

Tae-Hwan Oh

This author has not been identified. Look up 'Tae-Hwan Oh' in Google

Jung-Woong Moon

This author has not been identified. Look up 'Jung-Woong Moon' in Google

Seung-Hoon Lee

This author has not been identified. Look up 'Seung-Hoon Lee' in Google

Un-Ku Moon

This author has not been identified. Look up 'Un-Ku Moon' in Google