A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM Using Low-Energy Disturb Mitigation Scheme

Shusuke Yoshimoto, Masaharu Terada, Shunsuke Okumura, Toshikazu Suzuki, Shinji Miyano, Hiroshi Kawaguchi, Masahiko Yoshimoto. A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM Using Low-Energy Disturb Mitigation Scheme. IEICE Transactions, 95-C(4):572-578, 2012. [doi]

Authors

Shusuke Yoshimoto

This author has not been identified. Look up 'Shusuke Yoshimoto' in Google

Masaharu Terada

This author has not been identified. Look up 'Masaharu Terada' in Google

Shunsuke Okumura

This author has not been identified. Look up 'Shunsuke Okumura' in Google

Toshikazu Suzuki

This author has not been identified. Look up 'Toshikazu Suzuki' in Google

Shinji Miyano

This author has not been identified. Look up 'Shinji Miyano' in Google

Hiroshi Kawaguchi

This author has not been identified. Look up 'Hiroshi Kawaguchi' in Google

Masahiko Yoshimoto

This author has not been identified. Look up 'Masahiko Yoshimoto' in Google