The following publications are possibly variants of this publication:
- A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM using low-power disturb mitigation techniqueShusuke Yoshimoto, Masaharu Terada, Shunsuke Okumura, Toshikazu Suzuki, Shinji Miyano, Hiroshi Kawaguchi, Masahiko Yoshimoto. aspdac 2013: 77-78 [doi]
- A 40-nm 256-Kb Sub-10 pJ/Access 8t SRAM with read bitline amplitude limiting (RBAL) schemeShusuke Yoshimoto, Masaharu Terada, Youhei Umeki, Shunsuke Okumura, Atsushi Kawasumi, Toshikazu Suzuki, Shinichi Moriwaki, Shinji Miyano, Hiroshi Kawaguchi, Masahiko Yoshimoto. islped 2012: 85-90 [doi]
- A Stable SRAM Mitigating Cell-Margin Asymmetricity with A Disturb-Free Biasing SchemeToshikazu Suzuki, Hiroyuki Yamauchi, Katsuji Satomi, Hironori Akamatsu. cicc 2007: 233-236 [doi]
- A 40-nm 256-Kb Half-Select Resilient 8T SRAM with Sequential Writing TechniqueShusuke Yoshimoto, Masaharu Terada, Shunsuke Okumura, Toshikazu Suzuki, Shinji Miyano, Hiroshi Kawaguchi, Masahiko Yoshimoto. ieiceee, 9(12):1023-1029, 2012. [doi]
- A 28-nm FD-SOI 8T Dual-Port SRAM for Low-Energy Image Processor With Selective Sourceline Drive SchemeHaruki Mori, Tomoki Nakagawa, Yuki Kitahara, Yuta Kawamoto, Kenta Takagi, Shusuke Yoshimoto, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto. tcas, 66-I(4):1442-1453, 2019. [doi]