A 40-nm 256-Kb Half-Select Resilient 8T SRAM with Sequential Writing Technique

Shusuke Yoshimoto, Masaharu Terada, Shunsuke Okumura, Toshikazu Suzuki, Shinji Miyano, Hiroshi Kawaguchi, Masahiko Yoshimoto. A 40-nm 256-Kb Half-Select Resilient 8T SRAM with Sequential Writing Technique. IEICE Electronic Express, 9(12):1023-1029, 2012. [doi]

Abstract

Abstract is missing.