Synthesis of Sequential Circuits by Redundancy Removal and Retiming

Hiroyuki Yotsuyanagi, Seiji Kajihara, Kozo Kinoshita. Synthesis of Sequential Circuits by Redundancy Removal and Retiming. J. Electronic Testing, 11(1):81-92, 1997. [doi]

Abstract

Abstract is missing.