A 6.5-12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS

Changzhi Yu, Euije Sa, Soowan Jin, Himchan Park, Jongshin Shin, Jinwook Burm. A 6.5-12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. J. Solid-State Circuits, 55(10):2831-2841, 2020. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.