An FIR-Embedded Noise Filtering Method for ΔΣ Fractional-N PLL Clock Generators

Xueyi Yu, Yuanfeng Sun, Woogeun Rhee, Zhihua Wang. An FIR-Embedded Noise Filtering Method for ΔΣ Fractional-N PLL Clock Generators. J. Solid-State Circuits, 44(9):2426-2436, 2009. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.