The following publications are possibly variants of this publication:
- A 1GHz Fractional-N PLL Clock Generator with Low-OSR ΔΣ Modulation and FIR-Embedded Noise FilteringXueyi Yu, Yuanfeng Sun, Li Zhang, Woogeun Rhee, Zhihua Wang. isscc 2008: 346-347 [doi]
- A Noise and Spur Reduction Technique for ΔΣ Fractional-N Bang-Bang PLLs with Embedded Phase Domain FilteringXiaohua Huang, Kunnong Zeng, Woogeun Rhee, Zhihua Wang. iscas 2019: 1-4 [doi]
- A 2.6GHz ΔΣ Fractional-N Bang-Bang PLL with FIR-Embedded Injection-Locking Phase-Domain Low-Pass FilterLiqun Feng, Woogeun Rhee, Zhihua Wang 0001. cicc 2023: 1-2 [doi]
- A Fractional-N PLL for Digital Clock Generation With an FIR-Embedded Frequency DividerBaoyong Chi, Xueyi Yu, Woogeun Rhee, Zhihua Wang. iscas 2007: 3051-3054 [doi]
- Customized Zero Frequency Control for Hybrid FIR Noise Filtering in SigmaDelta Fractional-N PLLJian Qiao, Xueyi Yu, Woogeun Rhee, Zhihua Wang. iscas 2009: 2401-2404 [doi]
- A spread-spectrum clock generator with FIR-embedded binary phase detection and 1-bit high-order ΔΣ modulationNi Xu, Yiyu Shen, Sitao Lv, Woogeun Rhee, Zhihua Wang. asscc 2015: 1-4 [doi]