A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations

Fan-Wei Yu, Bo-Han Zeng, Yu-Hung Huang, Hsin-I. Wu, Che-Rung Lee, Ren-Song Tsay. A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 643-648, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]

Authors

Fan-Wei Yu

This author has not been identified. Look up 'Fan-Wei Yu' in Google

Bo-Han Zeng

This author has not been identified. Look up 'Bo-Han Zeng' in Google

Yu-Hung Huang

This author has not been identified. Look up 'Yu-Hung Huang' in Google

Hsin-I. Wu

This author has not been identified. Look up 'Hsin-I. Wu' in Google

Che-Rung Lee

This author has not been identified. Look up 'Che-Rung Lee' in Google

Ren-Song Tsay

This author has not been identified. Look up 'Ren-Song Tsay' in Google