Exploring Area/Delay Tradeoffs in an AES FPGA Implementation

Joseph Zambreno, David Nguyen, Alok N. Choudhary. Exploring Area/Delay Tradeoffs in an AES FPGA Implementation. In Jürgen Becker, Marco Platzner, Serge Vernalde, editors, Field Programmable Logic and Application, 14th International Conference , FPL 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings. Volume 3203 of Lecture Notes in Computer Science, pages 575-585, Springer, 2004. [doi]

Abstract

Abstract is missing.